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Abstract-Three-terminal devices based on resonant tunueling through 
two quantum barriers separated by a quantum well are presented and 
analyzed theoretically. Each  proposed device consists of a resonant 
tunneling double barrier heterostructure integrated with a  Schottky 
barrier field-effect transistor configuration. The essential feature of these 
devices is the presence, in their output current-.voltage (ID - VD) curves, 
of negative differential resistances controlled by a gate voltage. Because 
of the high-speed characteristics associated with tunnel structures, these 
devices could find applications in tunable millimeter-wave oscillators, 
negative resistance amplifiers, and high-speed digital circuits. 
LECTRONIC devices  based  on  tunneling are a source of 
increasing interest. In particular, resonant tunneling in 
structures made of two GaAs electrodes  separated by two  thin 
A1,Gal _,As barriers and a quantum well have been exten- 
sively  studied [ 1-61. 'Two important properties of these  double 
barrier heterostructures are (ij the presence of negative 
differential  resistances in their  current-voltage ( I -  V )  charac- 
teristics,  and (ii) expected  operating  frequencies in the 
terahertz range [ 2 ] .  While it is true that these two-terminal 
tunnel  structures have a number of potential applications, 
three-terminal devices would be  preferable  in'many cases [7] ,  
V I .  
In this letter, we propose and  analyze  three-terminal  devices 
in which the current through a  resonant  unneling  double 
barrier  heterostructure  is modulated by a Schottky barrier gate 
placed along the path of the electrons. In fact, these devices 
can be viewed  simply as tunnel  structures  integrated with 
Schottky barrier field-effect  transistors (MESFET's).  For 
small source-drain bias voltages, a MESFET operates in its 
linear mode and acts as a variable resistor controlled by the 
gate voltage. This property may be used to modulate  the 
amplitude  and  position of the tunnel  structure  negative 
differential  resistances. We could  observe  these  effects by 
simply connecting one of our two-terminal tunnel structures 
[SI in series  with  a commercial  FET.  The 1-V characteristics 
obtained in this simple test are shown in Fig. 1 as a direct 
demonstration of this concept. However, by integrating the 
FET and double-barrier heterostmcture, dimensions can be 
reduced  and  parasitic  resistances  and  noise  minimized. These 
are essential  requirements for high-frequency performance. 
The  first proposed device  structure is shown schematically 
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Fig.  1. Experimental I- Vcharacteristics at 77K for  a two-terminal resonant 
tunneling structure connected in series with a commercial n-channel 
enhancement-mode VMOS power FET. 
in Fig. 2 .  It consists of a resonant tunneling heterostructure 
integrated with a short channel MESFET. After  tunneling 
through  the  quantum barriers and well, the flow of electrons  is 
controlled by a  Schottky barrier gate  placed  along a thin  GaAs 
channel. The tunnel structure consists of two A1,Gal _,As 
barriers, about 20-50-A thick, separated by an  undoped  GaAs 
well, approximately 50-A thick.  For the  top  GaAs layer, 
donor concentrations of 5 x 1016-5 x 10'' ~ m - ~  should 
provide sufficient tunneling currents and, at the same time, 
allow  resonant  unneling  effects to be observed at room 
temperature [4] .  Submicron microwave and millimeter-wave 
PET fabrication  techniques can  be used to  form the  gate  and 
the source and drain ohmic contacts [9]--[13]. 
Calculated  output  current-voltage (I, -- V,) characteristics 
for the  schematic of the device  in  Fig. 2 are shown in Fig. 3 
for the first resonance. Because  we are mainly interested in the 
linear  regime of the FET, the two-region  model of  Puce1 et al. 
[14] was used to obtain  the  velocity-field  curve in the channel. 
For  GaAs, this model  has  been shown to agree perfectly with 
two-dimensional analysis in the linear region, and to within 
k 15 percent in the  saturation  region [15]. The characteristics 
of the  tunnel structure constituting the source  were obtained by 
measuring  the I- V curves of two-terminal  resonant tunneling 
heterostructures. The growth technique,  preparation  proce- 
dure, and properties s f  these  two-terminal  devices  were 
discussed elsewhere [3], [SI. The structure corresponding to 
Fig. 3 had pure  AMs  barriers, approximately 50-.& thick, and 
a nominally  undoped  GaAs  quantum well, about 60-A thick. 
The curves in  Fig. 3 were  calculated using a  channel width a, 
of 0.20 pm, a gate length L ,  of 0.7.5 pm, and a gate width, 
perpendicular  to  the  plane of Pig. 2, of 20 pm. The doping in 
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Fig. 2. Schematic  diagram  (not to  scale) of a  cross  section of the  first 
proposed transistor structure, the "Resonant Tunneling MESFET." The 
device can he symmetric with respect to the x-axis to minimize channel 
resistance. 
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Fig. 3. Calculated current-voltage (1, - Vo) characteristics in the voltage 
range 0-400 mV for the "Resonant  Tunneling  MESFET"  shown  schemati- 
cally in Fig. 2. The  channel width a, gate length L ,  and gate width 
perpendicular to the plane of Fig. 2 ,  were taken to be 0.20, 0.75; and 20 
ym. respectively. The doping in the channel N D  was 1 X 10'' cm-j. The 
source length d and width,  were  taken to be 3 and 20 pm, respectively.  The 
device was assumed to he  symmetric with respect to the  x-axis (Fig. 2). 
the  channel No was 1 x IO" ~ m - ~ .  The  source  length d and 
width,  perpendicular  to  the  plane of Fig. 2,  were  taken to be 
3 and 20 pm, respectively.  These  curves  display  the substantial 
variations of the source-drain Io - V, characteristics which 
may  be  obtained  by  modulating  the  gate  voltage.  As  the  latter 
is decreased, the channel resistance increases, resulting in 
shifting the positions of the resonances towards larger drain 
voltages and eventually reducing their peak to valley ratios. 
For  proper  operation,  the  FET must  operate in its linear 
regime.  Furthermore,  the  channel  resistance must be smaller 
than  the  absolute  value of the  tunnel  structure  negative 
differential resistances over a reasonably wide range o f  gate 
bias  voltages.  Since  typical  transit  times  for  tunneling  through 
double-barrier  heterostructures  are  on  the  order of 1 ps or  less, 
the  millimeter-wave  performance of these  devices  is  limited  by 
the  transit  time of electrons in the  channel.  This delay  time  can 
be minimized by reducing  the  gate  and  channel  lengths  and by 
increasing  the  doping in the  channel.  Since  the  minimum  gate 
length in GaAs  FET's  is  about  0.1  pm,  the  expected  maximum 
frequencies of operation should be on the order of 100 GHz 
[15]. Because  they  affect  the  ultimate  performance of  the 
device,  the  source-gate  and  gate-drain  spacings  are  key 
parameters. The best values realized so far are 0.1 and 0.2 
pm, respectively [12]. It should  also  be  mentioned that 
charging  times  are  important  in all tunnel  structures.  We  are 
currently investigating their influence on the speed perform- 
ance of the  proposed  devices. 
The second proposed device is schematically illustrated in 
Fig. 4. It consists of a  resonant  unneling  heterostructure 
integrated  with  a  vertical  MESFET [161. The  source  contact is 
made to the top n+-GaAs layer. It is followed first by the 
tunnel structure, and  then by the  GaAs  active  channel.  Motion 
of the electrons in the channel is controlled by a Schottky 
barrier  gate.  The  n+-substrate  acts as the  drain.  It should be 
noted that the  device  could  also  operate in a  configuration  in 
which  the  source  and drain  electrodes  are  interchanged.  This 
structure  has  everal  advantages  over  the  first  proposed 
device: (i) the  geometry  is  such  that  the  path of the  electrons 
remains  perpendicular  to  the  tunnel  barriers; (ii) the  fabrica- 
tion procedure is easier;  (iii) the  length of the  active  channel 
can  be  further  reduced;  and (iv) more  accurate  control of the 
drain to source  spacing  can  be  achieved.  This  should  result in 
maximum  frequencies of operation substantially greater than 
those  obtainable  with  the  previous  device configuratiofi. 
The third proposed structure, schematically illustrated in 
Fig. 5,  is a  resonant  tunneling  heterostructure  integrated  with  a 
permeable base transistor (PBT) [17], [ 181. After tunneling 
through the double-barrier heterostructure, the flow of elec- 
trons  is  controlled by a  thin  metal  grating  which  is  embedded 
within  the  GaAs  and  forms  a  Schottky barrier  gate. As in the 
previous device, the roles of the source and drain can be 
interchanged.  It  has  been  claimed  that  permeable  base  devices 
could, in principle, be  capable of achieving  maximum 
frequencies of oscillation near 1 THz [ 171, This  makes  them 
promising  for  modulating  tunnel  structure  negative differential 
resistances.  Although  it  has  been  difficult in the past to achieve 
high  quality  epitaxial  growth over metal  films,  improved 
growth techniques, or different approaches such as replacing 
the  metal  grating by p-type  semiconductor  grid  fingers,  appear 
to  be  promising. 
In  summary, we have  proposed  and  analyzed  three-terminal 
devices consisting of resonant-tunneling double-barrier he- 
terostructures  integrated  with  microwave field-effect transistor 
configurations.  The  three  proposed  devices,  shown  in  Figs. 2 ,  
4 ,  and 5, could  be  called  a  ''Resonant  Tunneling MESFET," 
a  "Resonant  Tunneling  Vertical FET," and  a "Resonant 
Tunneling  PBT, " respectively.  Simulations of device  charac- 
teristics showed that substantial  modulation of the  tunnel 
structure negative differential resistances can be obtained by 
applying  aate  voltage.  Because  they  could  operate in 
microwave  and  millimeter-wave  regimes,  such  three-terminal 
devices  should  find  applications in high-speed digital circuits, 
tunable millimeter-wave oscillators, and negative resistance 
amplifiers.  Although  these  devices  were  presented in the 
context o f  GaAs/A1,Gal  -,As  heterojunction  technology,  they 
could be implemented in other materials. It may actually be 
advantageous to use semiconductors such as InGaAs, which 
has  ahigher  electron  mobility  than GaAs.  Experimental 
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Fig. 4 .  Schematic diagram (not to scale) of a cross section of the second 
proposed transistor structure.  the “Resonant Tunneling Vertical FET.” 
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Fig. 5. Schematic diagram (not to scale) of a cross section of the third 
proposed transistor  structure, the “Resonant Tunneling PBT.” 
investigations are under way to determine the properties of 
these structures and to explore their possible applications in 
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